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Abstract
Enhancing the Model for the GaAs MESFET
For the purpose of cirCuit simulation; empirical models are usually used for the
GaAs MESFE'r. The model equations used are approximations, based on experiments,
and they don't reflect the device physics. However they are used in simulation programs
such as SPICE because of their simplicity and acceptable accuracy.
In this thesis, an analytical model is derived, based on a two-region description of the
channel in which velocity saturation occurs in a region near the-arain. The current-voltage
relations are derived starting with an analysis of the Schottky junction in the MESFET,
followed by derivations of the drain and the gate currents. The capacitive currents, due to
,
the charge on the gate electrodes are then derived. Finally,. an empirical model is
described.
Experimental data show the extraction of the device parameters and the I-V
characteristics, and a set of the I-V characteristics is computed from the analytical
formulas. Measured data of the I-V characteristics are then compare.d to both an empirical
SPICE model and the derived analytical expressions, with very good agreement between
them. The derivations for capac~tive currents unfortunately result in very complex
ana:l~ expressions. Hence, no comparisons between data and derived expressions for
..~
the capaciti~~'cuiTents was attempted.
Introduction
For the purpose of circuit simulation, several empirical models are usually used for
the Gallium Arsenide MESFET. In them, the current-voltage relation is approximated by
an explicit .function of the terminal' voltages. This relation, however, is strictly
mathematical and has little to do with the physics of the device and, is therefore unsuitable
for use in device characterization. This paper is an attempt to develop a theoretical model
that is more reliable and useful in predicting how the device performance will change when
the device parameters are changed.
. Because of its energy band structure, GaAs is an ideal medium for achieving
reniarkable speed in electronic devices and circuits. Electrons in GaAs are excee.dingly
light and highly mobile. The effective mass of electrons is only 7 percent that of electrons
/ in silicon, and electron mobility in the channels of GaAs MESFETs is about an order of
magnitude higher than in~Uicon MOSFETs. Electron velocities measured" in GaAs
l /
transistor structur~1U1ge up to 5x107 cm/s, about five times those achieved in silicon
devices. Furthermore, GaAs is readily available in a semi-insulating substrate form that
substantially reduces parasitic capacitances, so its potential device speeds can be fully
realized in integrated circuits. This high speed, plus power dissipation that tends to be
L.-
substantially lower than that of high speed silicon devices, accounts for the growing
interest in GaAs.
An idealized MESFET structure is shown in Fig. 1. An active layer of n-type GaAs
is grown on top of a semi-insulating GaAs substrate~ ~ach. of the drain and source
el~etrode_s_mak~~CQlltact. with the a.c;tive layer through an n+ region. A third el~ode,
which is the gate, is placed directly on the active layer. From corisideration of the energy
band diagram at the metal-semiconductor interface, we find that there is a depletion region
under the gate whose height is controlled by' a transverse electric field created by an
2
applied sate voltage VG. The undepleted region is called the channel. When a positive
voltage VD is applied to the drain with respect to the source, a longitudinal electric field is
created that accelerates electrons in the channel from the source toward the drain. The
resulting current in the channel, called the drain current,will depend on the gate voltage
and the drain to source voltage.
Source
f
I
n+ : n
I
I
I
. legion
channel
n'" a
1
Semi-insulating GaAs
Fig. 1 An idealized MESFET structure
Since no simple aD.a1ytical models ofMESFETs exist, a variety of empirical models
have been implemented in different versions of SPICE. The Curtice model [1] is one of the
earliest ones. It describes the I-V characteristics by taking into account transit-time
effects, gate capacitance, and circuit parasitics. In the past, the JFET model was used to
siinulate GaAs MESFETs in SPICE and this led to inaccurate results. Later, a GaAs
MESFET model was implemented in SPICE 2G.5 [2]. The Statz model [3] improved on
the one implemented in SPICE 2G.5 by differentiating between gate-to-source and gate-
to-drain charges. The Statz model is dicussed in chapter 2. A more recent model [4] has
been developed by modifying the Statz model equations so that IDS is more accurately
represented as a function of the applied voltage.
Fig. 2 presents a schematic diagram of the circuit commonly used to represent the
GaAs MESFET. The controlled current source, ID(VGS,i'VDS,J, at the cent.e!"...~ the key
, .
3
I'
element'for the dc model. It produces a drain current that depends dn the internal gate-to-
sour"e and gate-to-drain voltages, VGS,i = V GS - InRs and VDS,i = VDS - ID(Rs + RD).
Rs and an are source and drain parasitic resistances. The diodes represent the gate
juncti.o~; the fOIward-bias current flow is modeled with mdividual Schottky barrier diodes.
Time dependent effects are simulated through charge storage elements, CGS and CGD.
Only one set of model equations is generally used for both depletion and enhancement
type devices. The depletion mode device is nonnally on, allowing flow of substantial drain
current. As the gate-to-source voltage is made more negative, for n-channel devices, the
s
Fig. 2 A simplified MESFET equivalent circuit used in SPICE [5]
width of the depletion region under the metal gate increases, reducing the width of the
channel through which current can flow. When the gat~-to-source voltage is increased
b~ond_ piP-cll off: the curr~nt t14:)'W~§enJj~Uy_st()ps. QaAs MES~T inte~ated circuits
give excellent performance, but they typically require two power supplies for proper
operation and they also must contain some voltage level shifting built into the logic gates
_ ~ J-._,... ; '.-'.-~,;~~~
to generate the negative gate voftages required for switching from positive drain voltages.
4
Use of the enhancement mode device avoids the requirement for dual power supplies and
level shifting circuitry by having slightly positive.pinch off voltages. Its structure is similar
to the depletion mode device, 'except that the implanted channel depth and the doping
concentration are designed so that the built-in potential of the metal Schottky barrier gate
normally cuts off the channel conduction. Thus, a small positiv~ gate voltage (about 0.1V)
must be applied for source-drain conduction to begin. Enhancement type :MESFETs are
restricted to very limited logic voltage swings (typically about 0.5V) because they begin to
draw excessive gate currents for larger gate voltages due to forward biased gate-source
and gate-drain diodes. Because the difference between voltages representing logical 0 and
1 states must be roughly 20 times the standard deviation of pinch-off (threshold) voltages
to allow C\dequate margins for building integrated circuits, the pinch-offvoltage must be
uniform within 25mV. It is difficult to' achieve this degree of control. An additional
complication in the manufacture of enhancement' type :MESFETs is their need for more
complex device processing than depletion type .MESFETs. The problem is that the
41 .,
substantial depletion region at the surface between the gate and the source contact region
tends to pinch off the lightly doped channel. This leads to high source resistance that
degrades the transconductance. This can be avoided by modifying the fabrication process.
In the following chapter, we will describe an analytical model of the .MESFET. First,
we derive current.;.voltage relations from first principles. In addition to the drain current
, ..,:J
there is ament flowing from the gate into the semiconductor when the gate voltage is
sufficiently positiye with respect to the voltage along the channel. A distributed model of
the gate current is given, which is then ~implified to one that is represented by two diodes.
Then the capacitive currents, due to the charge on the gate electrode, are derjved. Finally,
an empirical model is d~scribed, and experiments conducted on GaAs MESFETs will be
used to derive device parameters. I-V characteristics obtained from' both analytical and
empirical models will be compared to those obtainedfrom measured data..,,_,
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Chapter 1
Analytical Model
In this chapter, we describe a theoretical model of GaAs :MESFETs. First, we
derive an . expression relating the height of the depletion region under the Scho~ky
junction to the gate voltage. Then, this expression will be used in deriving the drain
current. Next, we derive the gate current and the charge-voltage relations.
I) Schottky Junction Characteristics
The metal-semiconductor· interface in a MESFET is a Schottky junction. The
current flowing across a cross-sectional area A of a MESFET, is proportional to the
doping concentration, N, amt.to the average velocity of the charge carriers crossing the
area: I=NAv ; v is the electron velocity in GaAs, which is a functi,on of the longitudinal
electric field. A is the height of the channel times the width of the gate. The height of the
channel is related to the height of the depletion region under the metal-semiconductor '
interface.
Fig. 3 shows the energy band diagram ,of a Schottky 'junction. An n-type
semiconductor is assumed. At thermal equilibrium and in the absence of an applied voltage
"across the junction, the Fermi levels of the metal and semiconductor must lineup. Since
there are many unfilled energy states in the metal, electrons in the semiconductor with
sufficient energy will go over to the metal and leave an equal amount of positive charge in
the-semiconduGtor-side;--In--additioll;-there-will-be-a-Iargenumber_of n surface states II atthe
surface. Additional electrons from the semiconductor bulk will fill these surface states,
. further increasing the amount of positive charge near the junction. A depletion· region is
thus formed. The height h of the region is such that the potential built up by the positive
".
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charge is just enough to prevent further movement of electrons into the metal of surface
states.
- Metal -t---- Semiconductor
(conduction
band edge)E
E F (Fenni level);/
Suface
States
-----;--r-7--7---n.............................................•..•..............................................................
E ~ (valence Band
. edge)
o
x
F·ig. 3 Band Diagram.
.For GaAs, the number of surface states at the junction is large so that the barrier
height on the metal side is approximately independent of the number of electrons absorbed
in the surface state, ~d the barrier height VB is said to be "pinned" to a constant. From
the band diagram, we see the barrier height is related to the built-in potential Vbi by:
(1.1)
where Ec is the conduction band edge in the bulk semiconductor and EF is the FeniJi level.
'.
1.1 Depletion Height and Capacitance [6]
First, for VG=O' in thermal equilibrium the electron and hole concentrations are given by:
(1.2)
(1.3)
where Nc and Ny are the effective densities of states for the conduction and valence bands
respectively. Inside the semiconductor, Ec and Ey are governed by Poisson's equation:
'....'
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d2E d2E d2V .qp(x)
dx2c = dx2v = -q dx2 =~ (1.4)
where Vex) is the electrostatic potential, p(x) the space charge density, and e the
permittivity ofthe semiconductor.
Assume all donors and acceptors are ionized. Then the space charge density is given by:
p(x) = q[ND(x) - NA (x) - n(x) +p(x)] (1.5)
where ND and NAare the donor and acceptor densities respectively.
For an n-type semiconductor, we assume NA=O and p(x)=O. Far away from the junction,
the semiconductor is electrically neutral so that:
p(oo)=q(ND-n(oo»=O (1.6)
n(oo)=ND= Nce-(EcCCXl)-EF)/kT '(1.7)
The space charge density at any x can now be' writtet! as:
p(x) = qN
D
[1- e-(Ec(X)-EcCCXl»/kT] (1.8)
Noting that:
Ec(x)-Ec(oo)=-qV(x)
we find Poisson's equation to be:
d
2
V = _ qND [1- eQV/kT]
dx2 e
(1.9)
(1.10)
(1.11)
with boundary conditions: V(oo)=O and dV/dx (00)=0
Integrating 1.10 and imposing the -boundary conditions that at x=oo, v=o and
E=-dV/dx=O, we get:
E(X}~_[2~D (-V(X}-~ + ~T exp(q~i}))r
Since V(O)=-Vbi, under zero gate bias, we get
[ ]
1/2
2 N kT kT - v,.
- E{O}~- qe D (V"-q-+-qexp( ~Tbi)) (1.12)
Ifa gate bias VG is applied across the junction with the bulk semiconductor maintained at
OV, then:
8
-- "!'~ :-,',,:",. -".",-,-.
. ';r'-.,-
(1.14)
In practice, Vbi-VG»kT/q and the exponential term can be neglected.
The surface charge density Qs is given by: Qs=eE(O) and is negative to balance the
positive charge in the depletion regipn.
The "differential" gate capacitance is given by:
c= dQs
dVG
Taking the derivative, w.e get:
[ ]
1/2
C = eqNo . 1
2 Vbi - VG - kT I q
(1.15)
.This capacitance can be regarded as the capacitance of a· parallel plate capacitor with a
,
separation h=c/C. So we have:
;;-~rq~D (VbV~ Vo -kTlqlr (1.16)
(1.17)
. (
This equation shows that as we increase the gate bias positively, the depletion height
shrinks and therefore the current will increase.
....
The depletion height along the channel is:
" [ ]1/22e .
h= -(Vbi - VG + V)qNo .
where VG-V is the voltage across the Schottky junction, (kTIq was neglected)
Eq. (1.17) shows that as we increase the gate bias positively, the depletion height
shrinks and the channel height increases, therefore, the current will increase. This
expression will be used in the process of drain current derivation.
II) Drain Current Derivation
An important part of a MESFET model is the drain current for which we will now
derive an expression as a function of the terminal voltages. The derivation is based on the
work of [7,8,9].
9
Fig. 4 shows a :NfESFET structure. The resistivity of the semi-insulating substrate is too
. - .
high compared to that of the active layer. It follows that the substrate can be regarded as a
perfect insulator so that the surface charge density on the n-GaAs/GaAs interface is zero.
The n+ regions will be considered as perfect conductors (very low resistivity)~ and the
n+/n junction built-in potential is assumed to be zero. Let the voltage along the channel be
V. It is a function of both x and y. However, if V varies slowly along x, we can simplify
. -~
the analysis by assuming that the voltage is a function. ofyon1ys()t~~~~_!!_~~~sfies a one-
dimensional Poisson's equation along y.
--
ntype
GaAs
active
layer
n a
(1.19)
(1.18)
Fig. 4 MESFET structure
Using the expression derived in the previous chapter for h, the depletion heights at the
source (hs) and at the drain (hD) are given by:
[ . ]Inhs = ~(Vbi- VGs )qND
. [ ]11228 '.hD = -(Vbi - Voo )qND
If the drain voltage with respect to the gate is sufficiently high (the Schottky junction is
highly reverse biased near the drain) the depletion height hD can reach the bottom of the
. .
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active layer (hDmax=a). The region under the gate is totally depleted at this point. The
channel is pinched-off The pinch-offvoltage is:
Vp =qN D a2 (1.20)
2e
At cut-ofT, the threshold voltage is given by:
qND 2 ()VT =Vbi - Vp = Vbi-~a 1.21
2.1 _Velocity field Relation__
The longitudinal electric field along the channei created by the drain-to-source voltage will
I accelerate the electrons towards the drain. If n(x) is the electron density and vex) the
average electron velocity, then the steady-state drain current is given by:
IDS = qn(x)[a- h(x)]Wv(x) (1.22)
where [a-hex)] is the height of the channel and W is its width. We assume that the donor
density IS unifonn and equal to ND and that the donors are completely ionized so that:
n(x)=ND+=ND
The electron velocity vex) is a function of the longitudinal electric field Ex. For GaAs,
the steady state velocity has a peak value ofabout 2x107 cm/s and occurs at Ex=3kV/cm.
The velocity-field relation is shown in the figure below:
J' .
v
IlEp :: :::; _------
Vs ;7... ""-------------
E
o Ec
Fig. 5 Assumed velocity-field relation for the derivation of drain current
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2.2 Two-Region Model
In region I, the longitudinal electric field i~ small compared to the transverse field. The
depletion height h(x) is determined by a one-dimensional Poisson's equation. In region II,
t~e longitudinal field is no longer small and a two-dimension description of the potential is
required.
The electron velocity is given by:
v(E)= ~E
1+-
" Ep
(1.23)
(1.24)
Let Vc be the channel voltage at x=Lc. Separating variables in the equation above, and
integrating from ~O to x=Lc on one side and from V=Vs to V=VC on the other, we get: ~'
where,
(1.25)
Vcs=vc-Vs
Vac=VG-Vc
Lc and Vc are unknown.
Special case:.
Long-channel, low-field approximation:
If the channel is long (gate length is large compared to the thickness of the active layer)
and the drain voltage is low, the electric .field along the channel never reaches the value Ec-
, '12
(1.26)
In fact, if E«Ep, so that the velocity is given by V=~, we obtain a Jong-channel, low-
field approximation of the drain current:
IDS = Ip{[;'s + ~ (v. ~pV~ rJ-[~7 +~(V. ~pv~ f]}
Region I
o Lc
Region II
Vs
L x
(1.27)
Fig 6 Assumed field and velocity as functions of x
Region II
Here, the electron velocity is constant at'the saturation value Vs' At the boundary of the
two regions, V=Vc and the depletion height is:
he =[~(Vbi _VG+Ve)]lf2
. qNo
13
(1.28)
which is assumed to be the same across the region.
The drain current is: IDS =qNDWVs(a - he)' It must be continuous across the boundary,
so setting IDS as given by eq. 1.25 to that given by the above, we get one of the two
necessary expressions relating the two unknowns Ve and Le.
1__(Vbi - VOC )IP = Vp I:~ {Yes +~[(Vbi - Vas )3/2_(Vbi _ Voc )3/2]}
Vp EeLe~ Vp 3 Vp Vp
EpLe
The second expression is obtained from solving for the potential in region IT and setting its
value at the drain end to the applied drain voltage. In this region, the longitudinal electric
field is large and the potential V(x,y) satisfies Poisson's equation: a
2
v
2
+ a
2
v
2
~ _ qND
, ax 0/ e
and the boundary conditions:
1) V(x,O) = VG - Vbi
2) av == -Ey(x,a) =0
8y y=a
3) .BV ~ -Ex(Le,a) = Eeax x=Lc,y=a
The first condition says that the potential along the interface of the gate and the active
layer in region IT is equal to the built-in potential reduced by the applied gate voltage.
The second condition says the surface charge on the boundary of the semiconductorlsemi-
insulating interface is zero.
The third condition requires the longitudinal field at x=Le be continuous.
The fourth condition states that the potential across the two regions must be continuous.
To solve Poisson's equation, we decompose V(x,y) into: V(x,y)=Vo(x,y)+V1(x,y), in
which Vo(x,y) satisfies the homogeneous equation (Laplace equation) and V1(x,y) is a
particular solution ofPoisson's equation. That is:
a
2
vo + a
2
vo = 0
Ox? ay2 (1.29)
with boundary conditions:
....
1) Vo(x,O)=O
2) Vo(Lc,y)=O
3) avo = 0
8y y=a
4) o;I=L,,=. =Ec .
The most general solution that satisfies eq. 1.29 and the boundary condi~ons 1,2 and 3 is:
Vo(x,y)= iAn sin (2n-1)1t ysinh (2n---~)~(x_Lc) (1.30)
n=l 2a 2a
To--satisfy condition 4, we must have:
. iAn (2n-1)1t =E
c
n=l 2a
(1.31)
(1.32)
But, this condition alone is not sufficient to determine the coefficients An.
If the normal electric field along x=L is known, then An can be determined from the
Fourier series expansion of the field there. Since this field is not known, we must look for
an approximation that is self consistent.
As explained in [7], An must diminish rapidly with n, for otherwise, Vo and Ex would
grow exponentially along x via the sinh function. Accordingly, we assume that An=O for
all n:;t1, so we get:
Vo(x,y)= 2aEcsin~ysinh~(x-Lc)
1t 2a 2a
The expression found for the drain current (eq. 1.25) is not explicit in the terminal....,
voltages and iterations need be used to compute the curren,t value for a given set of gate,
drain and source voltages.
llI) Gate Current Derivation
In the derivation of the drain current, we have assumed that the gate voltage is
. sufficiently low so that the thermionic emission current across the Schottky junction is
negligibly. When the gate is driven to a large positive voltage, gate current will flow. The
derivation ofthe gate current is based on the work of [7].
To derive an expression for the gate c"ilITent, consider the region under the gate in a
transistor as shown in Fig. 7
/10
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Fig. 7 MESFET structure for gate current derivation
Ia-=Ia-D+las
1s=1DS+las
(1.33a)
(1.33b)
(1.33c)
Let V(x) be the channel voltage at point x taken with respect to the source.
Let I(x) be the longitudinal channel current (in the -x direction).
We assume the gate current consists of only thermionic emission current.
Let the gate current density at x be Jdx). Then the gate current in the interval Llx is:
M
G
(x) =JoWLlX[eq(VGS-V(x))/kT -1] (1.34)
'..;..,.', c
,-', 16
where Jo=ART2e-qvBIkT , and W is the width ofthe gate.
Over the interval [x,x+ilx], we have:
l(x)=I(x+.1x)+ilIo(x)
then,
(1.35)
(1.36)
(1.37)
This equation says, the longitudinal current decreases along x as we move from the
source to the drain. The extra current as we go from the drain to the source comes from
the distributed gate current along x. The longitudinal current I(~) is the drift current that
depends on the electron velocity.
Using a 2-region model, we have for region I:
dV { l/2}
_ ~ dx [ 2e (' )]l(x)-qNDW 1 dV a- N Vbi-VGS+V(x)
1+-- q D
• Ep dx
dV(x) I(x)
=---~---~.....:..-------=----
dx { [ 11/2} I()'qNDW~ a- 2
N
c (Vbi - VGS + V(x)) - EX ~
q D . J p
(1.38)
The two equations above form a system of differential equations in the unknowns lex) and
Vex). These equations can be solved once the boundary conditions are specified, which
are: V(Lc)=Ve and V(O)=V8=0. Le is the point along the channel where the electron
velocity equals the saturation velocity and the longitudinal electric field reaches Ee.
Let Ie=I(Lc). We assume it 'is given by the total longitudinal current in region II plus the
total gate current in this region. That is:~-
Ie =ID +t Jow[eq(Vos-V(X))/kT -1] (1.39)
I
17
(1.40) .
It should be noted that the drain voltage is so low that the field never reaches the value
Ec, then there is only one region and 1c=ID
l(x)=lc + fCJoW[eq(vGS-V(X'))/kT -1}X'
also we have:
I(X{dX+ ~p dVJ=qNDW+-[q~D (Vbi ~Vo' +V)J}v (141)
Substituting this last equation in the one before it and integrating from x=0 to x=Lc on dx
and from V=O t@ V=Vc on dV, we get:
Ie(Le +~: ) +J,Le ( 1+~p ~~)t J,W[eq(V~-*)jlkT - 1}Ix' <Ix
=qNDW~{aVe' - ~ (q~Dr[(Vbi :--t +Ve,)''' -(V" - Vo,)''']} (1.42)
(1.43)
The right hand side of the equation was previously Jound to be: (Lc+VCS/EP)IDS' where
IDS is the drain-fo-source current in the absence of gate current.
The double integral on the left side ofthe equation can be defined as: (Lc+Vcs/Ep)1oc
Therefore, the equation is reduced to: IDs=Ic+Ioc
These suggest an equivalent circuit (not shown here) in which:
·1-
---ls=IDs+Ier-Ioc-I'GD
Using the definition of Ioc, we can integrate by parts to obtain:
V(x)
x+--
lac =JaWfC Ep [eq(vGS -V(x))/kT -1] dx
L Ves+-
c Ep
and the total gate current is: .
IG = JaWfoLc [eq(Vos~V(X))/kT-1]dx + I~D
Assume that the channel voltage V(x) is a linear function of x:
dVV(x)=- x=E1x O:S;x:s;Lc
dx x=o
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(1.44)
(1.45)
(1.46a)
V(x) = VDS -E1LC (x_L )+ELL- L C j C
C
(1.46b)
So Vex) satisfies the boundary conditions that V(O)=O and V(L)=VDS
/
\--
Substituting the value ofV(x) into the Ioc equation we get:
1 Ej+-
IGC ~JoWLc ~P (eqV~/kTJ [1-(1+ q~LC)e-qEILc/kT]:::-i (1.47)
l+-..QL qEjLC T 2
EpLc kT
and the total gate current becomes:
I =J WL { kT eQVQS/kT[1_e-qE1LC/kTJ_1}+I'
G 0 c EL GDq j C
(l.48)
where,
I~D = JoW(L-L
c
){ kT eQ(VGS-E1LC)/kT[1_e-Q(VOS-E1LC);kT]_1} (1.49)
q(VDS - EjLc )
Ioc, 10 and I'GD are all functions ofEl ·
E l must satisfy the requirements that at x=O, I(O)=ls and dV/dx = E l
Thus, from the l(x) equation we obtain:
E, ~ qND~+-(q~D:~" ~VGSfF ~sp (1.50) ~
It is seen that the gate current is approximately an exponential function of the gate
voltage. This suggests a simplification of the gate current model. In fact, the gate currents
at the source and the drain can be approximated by the currents of two diodes;
IV) Capacitive Currents
So far we have derived the expressions for the DC currents at the terminals of a
. ,~. . _,_ MESFP:T in., ,tcI111S_qLthe terminal voltages. If-the voltag~s vary slowly with time, the
,~w"_",_.,,., .. _,,_· ... lj ... :'_'- ' .~.~" <'_'_' __ ""~"~~" __ ....-",,- ..... ~. • .-_--:.~ .' - _." ~ • " ',_ ~;_;_':",:"""__ "'~~":,.;.;.:,, •• ,
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(1.51c)
(1.51a)
(1.51b)
tenninal currents will follow these changes. The valu~s of the currents can be computed
from the values of voltages·at each particular instant, of time, using the DC fonnulas for
the current. However, when the rate ofchange of the voltages is large, 'we expect there
will be capacitive currents at the terminals due to the presence of surface charge on the
gate and to the charge in the depletion region along the channel. In this chapter we shall
derive expressions for these capacitiv~Currents based on the work of [10].
For the purpose of circuit analysis and simulation, it is convenient to assume a
termi.ruil description as follows:
. () - I dQDID t - D +-.-
. dt
i (i) = I + dQG
G G dt
. ( ) I dQsIs t = - s +--
dt
- where ID,Ia" and· Is are the DC or slowly varying part of the respective terminal currents.
QD' QG' and Qs are the terminal charges whose rate of change is du~to the capacitive
currents at the tenilinals. The terminal charge is conserved at all times, thus:
(1.52)
Fig. 8-shows the two depletion regions-under the gate. As the terminal voltages change
with time, the depletion height h(xfand hence the amount of charge on the gate
.~
will change. The rate of change of the charge gives rise to a displacement current at the
. /ic
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Fig. 8 Depletion Regions under the Gate
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gate, which adds to the total channel current and emerges at the drain and source
terminals. Let qs(x,t) be the surface charge density on the gate. Then' the current
..
continuity equation becomes:
8i _ W· 8qs
--- -
ax at
(1.53)
(1.54)
In integral form, we have, noting that i(O,t) = -is(t),
. is(t)=-i(x,t)-WrlC~,
Jo_ at
Integrating over the channel and using integration by parts on the double integral, we get
is(t) =<j,L i(x,t)dx?:t[Wf:(1- ~)qs(x,t)dX] (155)
We define the quantity inside the brackets as the terminal charge.at the source:
Qs = -..Wr(1- ~)qs(x,t)dx (1.56)
In a similar manner, we find the terminal charge at the drain to be:
Qo =_Wr
L ~qs(x,t)dx (1.57)Jo L
The total charge on the gate is
Q~=-wrqs(x,t)dx (1.58)
and it is equal to -Qo-Qs as required.
In a two-region model, the surface charge den~ity at any point x is given by, for Region I:
~s = -qNoh(x) = -~2cqNo(Vbi - VGS +V(x)) (1.59)
and for Region II:
qs = -eEc sinh[-2:. (x - Lc )]- qNohc
- .2a
..
with
(1.60)
(1.61)
(1.62)
(1.69)
(1.68)
(1.67)
and
(1.65)
and,
Q =WqN L [he (1-~LC)+~(l_..!.Le)]+WqN h(L-L )[1- L+Lc]
S D c 2 3 L 2 3 L Dec 2L
+WeE 2a[2a sinh-'::'(L-L )_ L-Lc ] (1.66)
c 1t 7tL 2a c L
he, hs, and Lc are functions of the tenninal voltages, so when the ~oltages are specified,
the tennimil charges Qo, QG' and Qs can be computed.
Also, when the device is not under velocity saturation, Lc=L, Vc=VIF and hc=hD. The
charge expressions are simplified to be: .
Qo =WqNoL(..!.hD+.!-hs)
·36
QG =WqNDL(~ hD+ ~ hs)
Qs = WqNoL(~ho +~hs)
4.1 Charge-Based Model for Circuit Simulation
In any circuit simulation program, the transient response ofa circuit is computed by
solving numerically at discrete time points, tl,~,t3,etc., a system of nonlinear differential
.- .- ~ ..~~ -" '. -.' .....
... . " :~._---
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(1.71)
equations which are in fact the node equations of the circuit. The solution is usually based
on an implicit integration method. We can substitute each derivative term as follows:
dx x(tk+J - x(tk)-~ (1.70)
dt h
where h is the step size.
The -set of terminal equations describing the transient behavior is shown at t=tk+I in' (1.71 )
Each term in the equation is a current term and therefore this suggests that the :MESFET
,can be replaced by a circuit for the purpose of simUlation, valid for t=tk+l , as shown-in
Fig. 9.
io(tk+1) = los (tk+1) - IGO (tk+!) + J..(Qo (tk+!) - Qo (tk ))h -
. iG(tk+J =IG(tk+l)+J..(QG(tk+J-QG(tk))h
. . 1
Is (tk+1) =- los (t k+1) - IGS (tk+1) +i Qs(tk+1) - Qs(t k ))
Each current term, including those from the terminal charges, is a function of the terminal
voltages. When these expressions are substituted, each terminal current of the device
becomes a function of the node voltages at tk+l , which are the variables of the node
equations of the circuit. When the node equations are assembled for the circuit, we have a
system of non-linear algebraic equations in the unknowns of the node voltages. The
equations are solved by iteration to obtain the node voltages at tk+I' We then proceed to
the next time point and repeat the solution process after each current and charge term has
.-
been updated by the node voltages just computed, until the solution has been computed
for the desired number of time points.
It should be emphasized that at any time point, charge is conserved in each device.
Secondly, though the currents associated with the terminal charges are capacitive, no
capacitance is computed. The derived charge-based model is most suitable for the purpose
ofnumerical circuit~imulation.
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Chapter 2
Empirical Model
The ~odels used in circuit simulation programs today are still based on empirical
formulas. The reason is the simplicity of the. equations which speeds up ~mputer
simulation. A variety of different models have been implemented in different versions of
SPICE and other circuit simulation programs [1,2,3,4]. This chapter emphasizes the Statz
model [3], because it's one ofthe more popular models.
1 Current-Voltage Characteristics
Figure 10 shows a typical set of current-voltage characteristics of a depletion type
GaAs MESFET. Those of an enhancement type are shown in Figure 11. For a given gate-
to-source voltage VGS, the drain current IDS is an incre.?Sing function of the drain voltage
VDS that exhibits saturation at large values ofVDs. This suggests a tanh x type functi<?n.
Fig. 12 shows the drain current as a function of gate voltage for a set of fixed drain
voltages. The current increases approximately quadratically as VGS increases. The rate of
increases is reduced as VGS increases further. This suggests a function that is quadratic at
low v~ues oOts argument and is less than quadratic for larger values.
When the gate voltage exceeds the Schottky barrier voltage, the gate becomes
conducting and part of the gate current goes to the drain to reduce the net drain current,
to the extent that for low values of YDS, the drain current becomes negative, as shown in
Fig 11. The gate current can be accounted for by two diodes connecting the gate to the
source and drain, respectively. The circuit model is shown in Fig. 13 in which a series
resistance has also been added to each of the device terminals to account- for the resistance
ofthe gate, of the source-to-channel and drain-to-channel voltage drops.
25
As shown in:.Fig. 12, the device also has a cut-off characteristic, namely, when VGS
is less than the threshold voltage VI, the-drain current is essentially zero, and the device
. . ---
can be regarded as a voltage-controlled switch. It is the cut-off and saturation
- 0.2
- 0.4
- 0.6
characteristics that are utilized in the design of digital circuits.
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Fig. 10 I-V Characteristics of a Depletion MESFET
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Fig. 11 1-V Characteristics of an Enhancement MESFET
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(2.1)
Many simplified models have been proposed. All are based on fitting the measured
current characteristics to a functional description of the current. One of the most popular
models is that of Statz [3] which has been installed in SPICE.
In the Statz model, the drain current is given by:
(VGS-VTY ( )IDS = ~ ( ) 1+ A.VDS tanhO.YDSl+b VGS - VT
where ~ is, according to [11]:
~ = 2ellVsW
a(J.lVp +3vsL)
(2.2)
(2.4)
in whiche is the permittivity, Il the low field mobility, Vs the electron saturation velocity,
•.J'
W the gate width, a the thickness of the active layer, L the gate length, and:
\T
p
= q~da2' (2.3)
2e
is the pinch-offvoltage. ~d is the doping concentration ofthe active layer.
In Eq. 2.1, the second term accounts for the dependence on the gate-.,voltage. The
expression in the denominator, with b as a parameter, describes the compression of the
drain current when the gate voltage is large. The third term accounts for the finite slope of
the drain current when the dtain voltage is large and the slope is controlled by the
parameter A.. The last term describes the drain current in both the linear and saturation
. . h . h anh €~ . . d breglOns Wlt a as a parameter. Sometunes, t e t x term IS apprmamate y a
polynomial and the drain current is given by:
IDS = IDsAT (1 + A.VDS ) [1-(t- aVDs 13)3] l
for \TDs5:3/a and
IDS =IDSAT(1 +,A.\Tos )
for VDs>3/a.
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Fig. 12 ID vs Vgs
Fig. 13 Simplified EquivaJent Circuit of a MESFET
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IDSAT is the "saturation current" given by~
I . - Q (VGS - VTY
DSAT - IJ 1+ b(VGS - VT)
(2.6)
(2.7)
Thus a. detennines the onset of the "knee" of the current characteristics.
As shown in [3], the parameters of the Statz model can be adjusted to match the measured
data almost exactly.
2 Charge and Capacitance
To complete the circuit model, we need to account for the capacitances at the
tenninals. For circuit simulation, it is the change of the charge as we go from time point tk
to tk+l that describes the displacement current. It is argued that in a MESFET, there is
only one physical charge that is the total charge on the gate. The displacement currents at
the drain and source will have to be derived from this charge alone.
The gate charge QG is a function of the gate-to source and gate-to-drain voltages.
We assume that the gate-to-source and gate-to-drain displacement currents can be
included in the terminal description as:
· ·1 I dQGD10 = os - GO ---dt
· I dQG
IG = G +--
dt
· dQGSIGS =-los - IGS --- '\dt
where the displacement currents are computed from:
dQGO ~QGO
--~--
dt h
dQGS ~QGS
--~--
dt h
dQo L\Qo--~--
dt h
and the incremental changes will be approximated as:
29
(2.8)
· 1
dQGO =2[QG(VOS(tk+J, VGS(tk+J) - QG( Vos(tJ, VGS(tk+J)
+QG(Vos (tk+1), VGS (tk)) - QG(VOS (tk), VGS (tk))]
dQGO = ±[QG(Vos (tk+1), VGS (tk+J) - QG(VOS (tk+1), VGS (tk))
+QG(Vos (tk), VGS (tk+1)) - QG(Vo~ (tk), VGS (tk))]
dQG=QG(Vos (tk+1), VGS(tk+l))-QG(VOS(tk)' VGs(tJ)
=dQGO +dQGS
(2.9)
(2.10)
(2.11)
It is seen that the sum ofthe displacement currents is zero.
It remains to find an expression for QG' In order to keep the model simple and
e~licit, the gate charge is approximated by th~ following function:
QG ~2C~,V++(I-tJ"']+C",Vdf2 (2.12)
Veff1 =~ {VGS + VGO +J(VGS - VGO )2 + d2 } (2.13)
Veff2 =~{VGS + VGO - ~(VGS - VGoY + d2 } (2.14)2 .
where CgsO and CgdO are the gate-to-source and gate-to-drain capacitances, respectively,
under zero gate bias, i.e. VGS=O. The capacitances under a general bias condition are:
CGO = aQG (2.15)avGO
aQ.
CGS =_G_ (2.16)'avGS
The parameter d is chosen to smooth the transition of the capacitances as one becomes
the other at VDS=O when the drain becomes the source and vice versa. A value of 1Ia.
seems to work well.
In eq. 2.12, when Veffi exceeds Vbi, the expression breaks down, and it is suggested
that it be replaced by:
QG =Cgso
30
,
+CgdoVeff2 (2.17)
(2.18)
for Veffl;:::Vrnax' withVmax a parameter. A suitable value is O.SY.
Finally, when the gate-to-source voltag,e goes beyond cutoff: i.e., VGS<VT, as often
happens in circuit simulation, Vmax is replaced by Vnew where
Vncw = ~ [ Vcff1 + VT +~(Vcffl - VT )2 +8 2 ]
Again., the parameter 8 is used to smooth the transition of the capacitance eGS from a
finite value to a small value beyond cutoff. A value of8=O.2"is used.
31
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Chapter 3 .
Experimental Data
In this chapter, we will describe experiments that have been conducted on a wafer
containing GaAs :MESFETs, to obtain measured current-voltage characteristics.
SPICE is then used to generate I-V curves for the same devices. And finally, I-V
characteristics obtained from the derived analytical model will be presented for
companson.
Measurements were taken on four transistors of different sizes. FET#l (L=15J.1m,
W=100J.1m), FET#2, or "FAT FET", (L=150JlID, W=165J.1m), FET#3 (L=lllm, W=15J.1m)
and FET#4, an RF transistor (L=1JlID, W=50J.1m x 4).
The figure below shows how the probes were ~anged on each :MESFET for taking
I-V measurements. A software was used on a computer interfaced to the probes and set
for collecting data. In this case it gives the current value for each voltage setting.'
r
Source
Drain
Fig.14 Probes arrangement for I-V meaSurements
. ". -: ::..2.- -":":..7-:- _,--~ -"
1 Experiment 1
In the first experiment, the gate of a metal· semiconductor field effect transistor has
been characterized by the current-voltage '0-V) measurement .technique and the
capacitance-voltage (C-V) technique. As will be shown later, gate @ntacts were found to
have a barrier of O.84V and a forward voltage ideality factor of _l~L using the I-V
technique. The C-V technique produced a slightly higher barrier height value of O.846V.
Figures 15 and 16 show representative I-V curves for the gate contact (FET#2) in both
forward and reverse bias conditions. A reverse breakdown voltage of Vb=-19V can be
seen, as well as a forward tum on voltage ofO.6V.
O.COl ,-----------------------r-I---,
0.0005 .. -.. ----.--. _ ....
or------:::==:===----------------t-'--t
-0.0005 .-------
-o.COl I I I I I I
-20 -8 ..'-16 -12 -'1 0
-18 -1/1 -10 -6 -2 2
GXiF. VOLTAGE (Vdls)
Fig. 15 MESFET Gate CJ1aracteristics for FET.#2
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Fig. 16 Forward Biased Gate Schottky Contact (FET #2)
1.1 Current-Voltage Measurements
Using the Thermionic Emission-Diifusion Theory, the forward current density in a
metal-semiconductor junction for V>3kT/q is:
J = A··T2exp(-q~Bn) exp( qV)
F kT nkT
where A** is the effective Richardson constant, <!>sn is 'the junction barrier height, and n is
the ideality factor. Figure 17 shows the measured -current density versus forward gate
voltage for several discrete MESFETs. The intersection at zero voltage gives the
saturation current density Is, which is used in the following equation to determine the
barrier height.
.- .' ~:-,~".- . - - ."
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Fig. 17 Current Density vs Voltage
A**=120 Alcm2!J(l (a typical value at room temperature)
Js=1e-7 Alcm2 (obtained from measured data in Fig. 17)
<!>Bn=(O.026) In (l20*30Q2/1e-7)=O.84 volts
The ideality factor, n, is a measure of the quality of the diode junction. For a near perfect
junction n=1, and all current transport is due to thermionic emission. Any interface
/ damage will cause recombinations centers which act as intermediate states for tunnel
currents. This raises n typically between 1 and 2. n can be detennined from the following
equation:
"- ..;
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Using the slope ofthe current density in Figure 17, ./
n = (38.6)(0.31/11.5) = 1.04.
n is very close to one inoicating that the gate contact is very clean and free of damage.
At larger values of forward bias, Figure 17 shows there is a definite deviation from
,
the straight line ideal diode characteristic. This effect is due to the series resistance of the
ohmic source and drain contacts, and the channel. Essentially, the voltage seen by the
intrinsic diode is reduced by this resistance, then~fore reducing the current generated. The
effect can be modeled as an ideal diode in series with a resistance, all with forward
current:
Where R is the lumped series resistance and A is the gate Area.
Figure 18 shows Is solved numerically ,at various values ofR This matches the measured
data to the first order. Figure 19 shows the results of solving this equation for R, given
measured values of IF' R is only of importance at high currents, because of the IsR term,
and at high currents, the resistance approaches approximately 28 ohms. Figure 20 shows a
plot of measured versus modeled current densities using R=28 ohms for transistors of two
different areas. The measured current density shows a softer curvature, possibly due to the
distributed nature ofthe real resistance.
Also from Figure 17 of the meastired current density, at low values of applied voltage, the
current level seems to oscillate. This effect is very small for the FAT FET, and becomes
increasingly more noticeable for the smaller area devices.
-----
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Fig. 20 Measured vs Modeled Diode Curves
1.2 Capacitance-Voltage Measurements.
Another method, the Capacitance-Voltage technique, was used to characterize the
gate diode. Capacitance measurements at different biases were taken on three devices with
different gate areas: 2.5e-4, 1.5e..5, and 1.5e-7 cm2. Figure 21 shows capacitance versus
voltage for the three devices. Between -1 and -1. 5V .the capacitance drops drastically,
indicating that the full channel has' been depleted, thus we expect a pinch-off voltage for
the MESFET to be in this range.
A plot of capacitance versus area at zero volt bias, for nine different transistors is
shown in Figure 22. It can be seen that capacitance increases linearly with area indicating
that the area calculation is quite accurate for the larger area gates.
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The doping density, Nn'can be found from:
Nn ~ 1dC']qK g A 2 --'-
S 0 dV
where A is the gate area and C is the capacitance. Plots of (NC]2 versus V for the three
different devices were made (Figure 23).
From these plots the slope, d(NC]2/dV, can be determined at a particular bias, and
therefore the doping density calculated. For example, the doping density for zero bias is:
. 2 3N
D
= . =l.ISeI7 em-
1.6e-19 *12.9 *8.8Se-14*9·;Se13 -..'~.",~".. ..c- ,-"....~ .
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at 0 volt bias
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Also from the (Aley. data, the barrier height can be detennined using:
kT
<PBn =Vi +-q
where Vi is the intercept with the voltage axlS in Figure 23. From the graph, Vi=O.82V
therefore, 4>Bn=0.82+0.026=0. 846Y.
The barrier heights found by the I-V and C-V techniques are very comparable,
0.84V and 0.846V respectively. Theoretically the barrier height found by the C-V
. technique is expected to be less affected by the interface defects, and therefore may be
......
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slightly higher than the one from the I-V technique. The quality of the gate junction can be
concluded to be very good from the ideality factor of 1.04.
2 Experiment 2
.In the second experiment, detailed measurements were taken on four MESFETs of
...
different sizes, in order tb obtain their DC characteristics. The parameters found were the
forward knee voltage VKF, and the zero gate-bias knee voltage VKO, their respective total
drain currents IF and ~, and leakage current components I pF and IPQ. The pinch-off
voltage VP and the transconductance &n are also determined. A DC model was developed,
shown in Figure 25, which includes a current source, series gate, source, and drain
resistances R.g, Rg, ~ and a channel resistance Rch' Values for all parameters are
determined for the four transistors which include a FAT FET and a RF FET.
Sourcc C:1tc \)r<\ i 11
2~ n9
I
I *--.Jv !I AA AA" \.. !Iv" -.::~ ,vvvvv
'--.r----' RCI• '-v----IRs Rd
Gatc Drain
~.
I~ 1: H,t
L:111"'V G Rch
- ~
~ R~
•
'"'' ,'rr"
Fig. 25 DC MESFET Model
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The test reticle contains a series of nine test transistors, from which we used the
following FET's: _
#2 (FAT FET)
#1
#3
RF
Gate Length (~)
150
15
1
1
Gate Width (1JlIl)
165
100
15
50 x 4 fingers
The I-V characteristics are shown in Figure 26 (for FET #3), showing the typical
drain current vs voltage for different gate biases.
-Cl-
o.C013
or.Ql (,
0.1))1.1 I
VI 0.CD12
0.
1 0.001
:Q 0.OC08
O.OXG
O.ro~}i
0.0002
0
CI ~I1I~II1-1I1a--
m-
m./'
Fig. 26 Id vs Vd (FET #3)
43
Vgs=O
-~-
VCJs=-OA
-J.-
VCJs=-O.G
. vCJs=-1.0
-G-
vg:;=-1.2
I V<J':-"
2.1 Currents and Knee Voltages.
Figure 27 shows the values for If, IdO, VKF, and VKO which were extrapolated from
the I-V characteristics ofeach transistor.
Figure 28 shows the extrapolation of IpF and l PO from the I-V curve at pinch-off.
The results for all four FETs are shown in Table 1 and can be used as defined limits on the
useful amplifying region ofthe transistors~
2.2 Pinch-off Voltage Vp:
Tests were made to determine the pinch-off voltage of the transistors. Nme devices
were tested in order to determine the unifonnity of Vp for various geometries and sizes.
4
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Fig.27 Id.vs Vd (FET #1)
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Fig.28 Itt vs Vd (FET #1) at pinch-off
FET (Gate LxW) Vko (V) Vkf(V) Ido (rnA) If (rnA) Ipo (rnA) Ipf(mA)
#2 (l5Ox16Sum) 0.85 1.05 0.45 0.85 0.0080 0.0081
#1 (lSx100um) 0.70 0.90 2.40 4.60 0.0320 0.0330
#3 (lx15um) 0.60 0.6S 1.80 2.80 0.0460 O.OSOO
#4 (lxSOx4um) 0.62 0.72 26.00 40.00 0.2300 0.2500
FET (~te LxW) ~(OImm) Rch (n) Ave Rs-Rd n !ZIl1' (mS) sq:nJW (S/mm) Vp(V)
#2 (lSOx165um) 44.91 1491.00 18.90 .703 4.3 1.5
~
#1 (l5x100um) 42.28 230.73 19.06 3.95 42.7 1.4
#3 (lx1Stim) 138.45 89.30 97.17 1.68 133.9 1.4
#4 (lxSOx4um) 15.19 10.86 6.97 25.5 155.0 1.4
Table 1 Table QfResults
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Using a plot of drain current vs gate voltage at Vds=0.05V (Figure 29) , the pinch-off
voltage is extrapolated as shown for each transistor. Vp is found to be very unifonn
between FETs at a value of -lAVas seen in Figure 30. Fukui1s method for refining Vp
was also applied to the data. This method is described in [12]. The resulting pinch-off
voltages averaged -1.5 and had less consistency among FETs, therefore the extrapolated
values are believed to be more useful.
2.3 Parasitic Series Resistances.
In order to determine the resistances associated with the MESFET, several types of
measurements were taken. The resistances to be determined are the gate, source, and drain
"
series resistances .Rg, Rs, ~ and the channel resistance Rch' The first measurement
involved grounding the source and drain, and applying a forward bias to the gate. The
,
slope of the I-V characteristic at high voltages, about 0.8V, will yield the resistance ~-SD'
0.00 16 ,..------------------------,
Increas ng
Gore Lengr 'jWidth
I
'/
,
r
0.00 i,';-f,
~ 0.00 12 J~ 0001 j
!:::::r ~:~~101~le. //'
a0.0004-1/
0000: j .__-:--,----.~-~---~-=--~=~'=:J-
- 2 - 1.5 - 1 . -0 .5 o. a.5
(;:Il,I~ Vnll.ag(~ (Volls)
Fig.29 Determination of the Pinch-off Voltage (Vds=O.05V)
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Fig. 30 Pinch-off Voltages vs Gate Area
The second and third measurements involved grounding only the source or the drain and
applying a forward gate bias. The slopes of these I-V characteristics Will yield Ro-s, and
Ro-D, respectively. In the final measurement, the gate was left floating, drain grounded,
and a small voltage was applied to the source. The slope of the resulting linear I-V
characteristic is then Rs-D. A model was postulated in Figure 25, where current crowding
,
is assumed along the edges of the gate (especially for long gate devices). Series source and
drain resistances, Rg and Rw include contact resistance and some bulk: channel resistance,
gate resistance .Rg is simply the resistance of the gold metalization, and the channel
resistance ~ is that of the channel GaAs. The measured resistances will have the
following components ofmodel p~eters:
1. Rs-D =Rs + Roo + Rch
2. Ro-s =.Rg + Rs
3. Ro-D =.Rg + RD
'-- .
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4. ~-SD =Rg + (Rs II RD)
_Solving these equations for the model parameters we obtain:
1. Rg =RG-SD - ~RG-SD2 - (RG_SRG_SD +RG-DRG-SD - RG-5 RG-D)
2. Rs = RG_S- Rg
3. Rd = RG-D- Rg
4. Rch = RD- S - Rs - Rd
The source and drain resistances of individual FETs were found to be identical
within 5%, and the average of the two is plotted in Figure 31. Rs is proportional to
(source- gate spacing) " .
( .) as expected. Theoretical calculations of Rs were made usmggate WIdth
channel parameters obtained in previous experiments:
Channel Doping:
Channel 'f9ic..kness using Vp=-l.4V:
NJ)=1017 cm-3
a=O.18 ~m
--
1<\0~----,---------------,
------- ----- -..-- --- - .- -- _.._-_._--------
. 120 ---------
100 --_..--.--_.-
..-.
~ 80 <-- - .. ----.
2-
'" 60
a::
.- ---- - -----------/,,--/
.- ------_.._- ----:;;..-/
.'
Calculated .
-- - - ---- -- _·----Fromuolo
<\0 ._--- -_. -'- -_.
20 --;7 ._-
o
o '00 200 300 <\00 SOD 600
1jGale Widlh (, j em)
700
Fig. 31 Source and Drain Series Resistance
The theoretical values are also plotted in Figure 3i. The FAT FET has a longer source-
gate spacing, and therefore has a resistance above the line of theoretical values.
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'. . (gate length) . .
The channel resistance IS expected to be proporuonal to ( .), and IS plotted m
gate Width
Figure 32 along with theoretical calculations of ~h for a totally open channel and for a
I
channel partially depleted by the gate built-in voltage of <I>t,=O.84V0he measured
parameter is found to be smaller than the theoretical calculation probably due to an error
in the value of channel depth. A channel depth of O.25J.Ull would result in an excellent
correlation to the theory. In order to maintain Vp=-1.4V, the doping for this channel depth
would be 5e16 which is only 1/2 the peak calculated value.
2500 ...-----------------------,
Theoretic /
With Gate
2000 -----.----.--..-
./------.-------- _----7 1500
c
.!:
o
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~ 1000
500
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I
0.2
,----,. i I
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Gol e Length/GClte Width
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I
0.8
Measul ement
Co/cui tion
I
0.9
that expected for a single gate FET. The ratio is theoretically 1/4 because the fingers are
four resistances in parallel. "Using a conductance for gold of (j = 4.1e4 per a.cm, and a
, .
gold thickness of t = O.5!JlIl, theoretical values of gate resistance were calculated by
counting 'squares' ofgate length_
Rg = (squares ofgate length)*((j t)-1
The theoretical values are also plotted in Figure 33. The values are on the right order of
magnitude, but vary from the measurements due to the different multi-thickness sections
of the gate interconnect which was not modeled.
Table 1 contains values for all model resistances for each transistor. Since Rg IS
proportional to gate width., it"iSnormalized to 1mm of gate width.
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Fig. 33 Gate Resistance
2.4 DC Transconductance gm
In order to determine &1, we first find the average transconductance &1' from Figure
34 (drain current vs gate voltage at Vd=1.6V) as the slope of the curve.
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However, this value is a result ofdegradation due to R
s
.
The intrinsic value of the small-signal transconductance at the bias point Vds= 1.6V can be
derived as:
The results obtained for &n' and &n are shown in Table 1, nonnalized to unit gate width.
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/
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0.0035
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1o~o:~: :-=~~~=~-~=:-:=:===-7--==
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o I I!I I I I 0 5
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. Fig. 34 Id vs Vg (at Vd=1.6V) for FET #1
A summary of all results is shown in Table ~. The extracted parameters will define
ranges of operation for the transistor. For example, to use a FET in an amplifying
configuration the DC+small-signal voltage must be >VKO, also a DC bias point of EId2
will allow unifonn negative and positive small-signal inputs. Values of Rg, R
s
, (and RJ,
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and Rch can be used in the circuit in Figure 25 to estimate the effect of the parasitic
resistances.
The transconductance is directly proportional to the amplifying power of a
transistor. It can be seen in Table 1 that the RF transistor has, by far, the best design of the
four. The unit transconductance has been increased by using a short gate length, and the
total transconductance is over 15 times any other due to the long total gate width. of 200ll
m. Because of the four gate fingers in parallel, the increase in &n has been accomplished
along with a reduction in parasitic resistances. The dramatic advantages ofthe multi-finger
:MESFET compensate for the increase in difficulty due to the air bridge interconnects.
3 Experiment 3
In order to characterize the metal-semiconductor field effect transistor (MESFET)
many different nieasuremegts and modeling efforts were performed. Previously, the gate
contact ofa :MESFET was characterized by: 1) the current-voltage (I-V) technique using
the Thermionic Emission-Diffusion Theory with the forward current density given by:
J = A"T2 exp(- q<PBn ) exp( qV )
---------- F kT nkT
and 2) the capacitance-voltage (C-V) technique where the barrier height can be obtained
from I/C2 versus voltage data. Both methods gave the same value for the barrier height
<i>Bn=O.84Y. Also obtained from these measurements was the saturation current density
Js=le-7 A/cm2; and the ideality factor n=I.04.
The complete DC characteristics of four MESFETs of different sizes were also
performed. Common source characteristics were measured and parasitic resistances were
determined. Of most interest from the circuit design standpoint are characteristics of the
RF transistor that has four gate fingers (lx50J.l1ll). This transistor was determined to have
a pinch-off voltage Vp=-l.4V, a saturation current of Idss=26mA, and a transconductance
&1=155 mS/mm.
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In'this experiment, the characteristics of this RF transistor are simulated. A SPICE
model is used to simulate the DC behavior. Many of the model parameters are used from
the analysis mentioned above, while others are further derived from DC data.
3.1 DC Characteristics Using PSPlCE.
A simulation of the DC characteristics of the RF MESFET is performed on PSPICE, and·
then compared to measured results obtained previously. The model used is the SPICE
GaAsFET model shown in Figur~ 35. Parameters for the SPICE model are calculated
from measured data iQ the following manner.
fRd
Circuit Parameters:
Cgd ,
Threshold voltage VTO=-1.7 V
Built-in potential VBI=O.84V
-1'/ j• Ideality foetor N=1.04
Saturation current IS=2e-13A
.-/'" • Tanh constant ALPHA=1.61/VI /1
cD ldVgd Transconduetance coefficientG 0--0 BETA=8.89 e-3A/V~2I Vgs Channel length modulationI LAMBOA=1~.9 S/mV ,o-[)I .'•
-./I •I
Cgs .?5 Rs
-..,
1S
Fig. 35 PSPICE n-Channel GaAsFET Model
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i. Determination ofVTO and BETA:~
Figure 36 shows a plot of JIn.sat vs VGS. The values for ID,sat were obtained by
extrapolation to the ID-axis of$e saturated drain current on the In vs Vns characteristics
curves.
The plot in Figure 36 obeys the following equation:
~In,sat =..ffi(VGS - InRs - VTO)
The slope of this curve squared gives the transconductance coefficient parameter BETA;
and the extrapolation of that curve intercepts the VGS-axis with the threshold voltage·
parameter VTO. The values found were: BETA=8. 89x:l 0-3 AJV2
VTO=-l.7 V.
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Fig. 36 Sqrt~s) vs Vgs (saturation mode)
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ii. Determination ofLAMBDA: (channel length modulation)
For the common source characteristics of Figure 38 the curves of constant VGS
can be extrapolated to intersect at some large negative voltage. The parameter /... is the
inverse ofthis voltage, and can be' detennined from the slope of the constant VGS curve by
using two drain currents 1m and 1m and their corresponding Vnsl and Vns2:
102 1+ /.... VDS2-=--~"'-
1m 1+/....VDS1
The value obtained is: LAMBDA=19.95mV-I
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m. Detennination of ALPHA: (tanh constant)
For short gate length MESFETs, the saturation current is detennined by an·
additional term: tanh(aVDS). The parameter a affects the slope in the linear region. This
can be seen by taking the first derivative ofthe following equation:
10 =~(VGS - VT Y(l +AVos) tanh(aVos) for VGS > VT
and evaluating the result at VDS=O :
aIo (0) ( )2~-'-- =a~ VGS - VT =aIoaavos
IDO has been found previously to be equal to 26mA.
Hence a is calculated to be: ALPHA=1.61V-I
IV. Other Parameters.
Other parameters, whose values were previously measured, were also included in
the model:
The built-in potential:
The ideality factor:
The saturation current:
VBI= 0.84V
n=1.04
IS =2x10-13A
Resistances used in the model are ohmic contact resistances and are negligible, therefore
they have been left at their default value ofzero.
Using the parameters cited above, the final results were obtained from the PSPICE model
and plotted along with the previously measured data as shown in Figure 37. The modeled
results matched well with the measured ones. Similarly, for FET #1, #2 and #3, we show
the PSPICE and measured I-V characteristics in figures 38, 39 and 40 respectively. Again,
the PSPICE curves were fairly close to the measured ones.
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Fig. 38 I-V Characteristics, FET#l Measured (solid)/SPICE (dashed)
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4 Analytical Model Characteristics
Using the results from chapter 1, for the drain current, we can get the I-V characteristics
where,
for the MESFETs used in the previous ·experiments.
Equation 1.25, los = Iv: "{ves +~[(Vbi - VGs )3/2 _(Vbi - VGC )3/2]}
1+-SL Vp 3 Vp Vp
EpLe
( )
2 3 W 1Ip = qNo a 1.1.--L e 28
Voc=VGS-Vcs
Lc and Vcs are unknown.
From eq. 1.32, and after considering the boundary con. at the drain we get:
2a . 1t ( ) ( .Vos =-Ee smh- L-Le +Ves
1t 2a
Thus we can find Lc, knowing that sinh -1 x = In(x+.Jx2 +.1),
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We can substitute the value ofLc in eq. 1.28. Then, we have an equation with Vcs
unknown. Using the Mathcad computer program we enter all the equations mentioned
above, and solve for Vcs by Newton iteration method. Once we find Yes, we subsitute its
value in the equation above to find Lc.
The following parameters were obtained previously in the experimental section:
Critical fiel<L Ee = 3 kV/cm, saturation velocity, Vs = 2 x 107 cm/s,
mobility, J.1 = 860Ocm2N-s, channel doping concentration, ND = 1.15xl017 cm-3, built-in
potential, Vbi = O.84V, threshold voltage, VT = -1V, ehannel thickness, a = 0.18 J.1m
For each of the four MESFETs we use the appropriate L and W.
VGS and VDS are variables to which we can assign appropriate values to obtain IDS'
Figures 41 to 44 show the I-V characteristics of the MESFETs (measured and analytical).
The results obtaineg come close to the measured data. The differences are due to precision
errors in both measurements and calculations.
The charge/capacitance equations were derived in chapter I for the analytical model,
and some C-V measurements were taken in the experimental section. The resulting
analytical expressions for capacitive currents are extremely complex, and unfortunately
there does not appear to be a way to obtain meaningful simplifications. Therefore, no
attempt was made to correlate the analytical analysis with the data.
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Conclusion
An Analytical model for the GaAs MESFET has been derived, based on a two-
region description of the channel in which velocity saturation occurs in a region near the
drain. The model expresses the terminal currents in terms·of the terminal voltages and
their rate of change, the former accounting for the DC characteristics and the latter the
capacitive effects of the device. Both the drain current and the gate current must be
computed from solution of nonlinear equations.
The MESFET analytical model derived previously is too complicated for use in
circuit design or simulation. Each time the terminal voltages are changed, the drain
current, gate current, and terminal charges must be re-evaluated and the evaluation
requires that we solve a number of nonlinear algebraic equations by iteration. As the
transient solution of a circuit is computed· by numerical method, time point by time point,
these currents and charges must be -computed for each transistor over a number of
terminal voltage values at each time point. This clearly requires a great deal of computer
time and circuit simulation becomes inefficient.
On the other hand, the analytical model is based on physical principles and it shows
how the current-voltage characteristics of the transistor depend on the device parameters.
The model provides means to compute the sensitivity of circuit performance to changes in
device dimensions, doping concentration, barrier height, or layer thickness. Such a model
is needed to understand the properties of the device and to determine the theoretical limits
of its capabilities.
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Nevertheless, it is highly desirable to have a description of the current-voltage
characteristics in an explicit functional fonn. The model should capture the essenc.e of the
device characteristics and be simple enough to make it possible to derive analytical
expressions of the circuit perfonnance for use in analysis and optimization of circuit
design.
For efficient circuit simulation and hand analysis, a simple, empirical model, such as
the Statz mode~ is preferred.
A variety of other empirical models exist (see References for further study).
cl .
Other analytical models include a complete description ofthe conduction process [7],
an analysis based on a three-section depletion region [13].
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